

Product-to-Frequency Converter

AD7750

FEATURES

Two Differential Analog Input Channels Product of Two Channels

Voltage-to-Frequency Conversion on a Single Channel Real Power Measurement Capability

< 0.2% Error Over the Range 400% Ibasic to 2% Ibasic Two or Four Quadrant Operation (Positive and **Negative Power)**


Gain Select of 1 or 16 on the Current Channel (Channel 1) Choice of On-Chip or External Reference

Choice of Output Pulse Frequencies Available (Pins F1 and F2)

High Frequency Pulse Output for Calibration Purposes (F_{OUT})

HPF on Current Channel for Offset Removal Single 5 V Supply and Low Power

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD 7750 is a Product-to-Frequency Converter (PFC) that can be configured for power measurement or voltage-tofrequency conversion. The part contains the equivalent of two channels of A/D conversion, a multiplier, a digital-to-frequency converter, a reference and other conditioning circuitry. Channel $\hat{\mathbf{1}}$ has a differential gain amplifier with selectable gains of 1 or 16. Channel 2 has a differential gain amplifier with a gain of 2. A highpass filter can be switched into the signal path of Channel 1 to remove any offsets.

The outputs F1 and F2 are fixed width (275 ms) logic low going pulse streams for output frequencies less than 1.8 Hz. A range of output frequencies is available and the frequency of F1 and F2 is proportional to the product of V_1 and V_2 . These outputs are suitable for directly driving an electromechanical pulse counter or full stepping two phase stepper motors. The outputs can be configured to represent the result of four-quadrant multiplication (i.e., Sign and Magnitude) or to represent the result of a two guadrant multiplication (i.e., M agnitude Only). In this configuration the outputs are always positive regardless of the input polarities. In addition, there is a reverse polarity indicator output that becomes active when negative power is detected in the M agnitude Only M ode, see R everse Polarity Indicator.

The error as a percent (%) of reading is less than 0.3% over a dynamic range of 1000:1.

The AD 7750 is fabricated on 0.6 μ C M OS technology; a process that combines low power and low cost.

PRODUCT HIGHLIGHTS

1. The part can be configured for power measurement or voltage-to-frequency conversion.

- 2. The output format and maximum frequency is selectable: from low-frequency outputs, suitable for driving stepper motors, to higher frequency outputs, suitable for calibration and test.
- 3. There is a reverse polarity indicator output that becomes active when negative power is detected in the M agnitude Only Mode.
- 4. Error as a % of reading over a dynamic range of 1000:1 is < 0.3%.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

	A Version		
Parameter	-40°C to +85°C	Units	Test Conditions/Comments
ACCURACY			
M easurement Error ¹			C hannel 2 with Full-Scale Signal
Gain = 1	0.2	% Reading max	M easured Over a Dynamic Range on Channel 1 of 500:1
	0.3	% Reading max	M easured Over a Dynamic Range on Channel 1 of 1000:1
G ain = 16	0.2	% Reading max	M easured Over a Dynamic Range on Channel 1 of 500:1
	0.4	% Reading max	M easured Over a Dynamic Range on Channel 1 of 1000:1
Phase Error Between Channels		J 3	CLKIN = 3.58 M Hz, Line Frequency = 50 Hz
Phase Lead 40° (PF = ± 0.8)	±0.2	D egrees (°) max	HPF Filter On, ACDC = 1
Phase Lag 60° (PF = -0.5)	±0.2	D egrees (°) max	HPF Filter On, ACDC = 1
F eedthrough Between C hannels		,a	HPF Filter On, ACDC = 1, Mode 3, Channel $1 = 0 \text{ V}$
Output Frequency Variation (F _{OUT})	0.0005	% Full-Scale max	Channel 2 = 500 mV rms at 50 H z
Power Supply Rejection	0.0003	70 T GIT Scare Triax	HPF Filter On, ACDC = 1, M ode 3, C hannel $1 = 0 \text{ V}$
Output F requency Variation (F _{OUT})	0.03	% Full-Scale max	Channel 2 = 500 mV rms, Power Supply Ripple
Output requestey variation (1 001)	0.03	70 T dil Scale max	250 mV at 50 Hz. See Figures 1 and 3.
ANALOG INPUTS			
M aximum Signal Levels	±1	V max	On Any Input, V_{1+} , V_{1-} , V_{2+} and V_{2-} . See Analog Inputs.
Input Impedance (DC)	400	kΩ min	CLKIN = 3.58 M Hz
Bandwidth	3.5	kH z typ	CLKIN = 3.58 M Hz, CLKIN/1024
Offset Error	±10	mV typ	5130 TTT2, 52 KTT, 102 T
Gain Error	±4	% Full-Scale typ	
Gain Error M atch	±0.3	% Full-Scale typ	
		70 T dil Scale typ	
REFERENCE INPUT	2.7	\/ may	2 5 1/ 1 00/
REF _{IN} Input Voltage Range	2.7	V max	2.5 V + 8%
I would be weed as as	2.3	V min	2.5 V - 8%
Input Impedance	50	kΩ min	
ON-CHIP REFERENCE			N ominal 2.5 V
Reference Error	±200	mV max	
T emperature C oefficient	55	ppm/°C typ	
CLKIN	1		
Input Clock Frequency	4.5	M H z max	
	2	M H z min	
LOGIC INPUTS			
FS, S1, S2, ACDC and G1			
Input High Voltage, V _{INH}	2.4	V min	$V_{DD} = 5 V \pm 5\%$
Input Low Voltage, V _{INL}	0.8	V max	$V_{DD} = 5 V \pm 5\%$
Input Current, I _{IN}	±10	μA max	T ypically 10 nA, $V_{IN} = 0 V$ to V_{DD}
Input C apacitance, C _{IN}	10	pF max	
CLKIN			
Input High Voltage, V _{INH}	4	V min	
Input Low Voltage, V _{INL}	0.4	V max	
LOGIC OUTPUTS ²			
F1 and F2			
Output High Voltage, V _{он}			$I_{SOURCE} = 8 \text{ mA}$
	4.3	V min	$V_{DD} = 5 \text{ V}$
Output Low Voltage, V _{OL}			$I_{SINK} = 8 \text{ mA}$
	0.5	V max	$V_{DD} = 5 \text{ V}$
F _{out} and REVP			
Output High Voltage, V _{он}			$I_{SOURCE} = 1 \text{ mA}$
	4	V min	$V_{DD} = 5 \text{ V} \pm 5\%$
Output Low Voltage, Vol			$I_{SINK} = 200 \mu\text{A}$
, J , - OL	0.4	V max	$V_{DD} = 5 \text{ V} \pm 5\%$
	i i		
High Impedance Leakage Current	±10	μA max	

-2- REV. 0

Parameter	A Version -40°C to +85°C	Units	Test Conditions/Comments
POWER SUPPLY			For Specified Performance, Digital Input @ AGND or V _{DD}
V_{DD}	4.75 5.25	V min V max	5 V - 5% 5 V + 5%
I_{DD}	5.5	mA max	T ypically 3.5 mA

NOTES

TMING CHARACTERISTICS^{1, 2} (V_{DD} = 5 V, AGND = 0 V, DVDD = 0 V, REFIN = REFOUT. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	A Version	Units	Test Conditions/Comments
t ₁ ³	275	ms	F1 and F2 Pulsewidth (Logic Low)
t_2	See T able I	S	Output Pulse Period. See Table I to Determine the Output Frequency
t_3	t ₂ /2	S	Time Between F1 Falling Edge and F2 Falling Edge
t_4^3	90	ms	F _{OUT} Pulsewidth (Logic High)
t ₅	See T able I	S	F _{OUT} Pulse Period. See T able I to D etermine the Output Frequency
t_6	CLKIN/4	S	Minimum Time Between F1 and F2 Pulse

NOTES

³The pulsewidths of F1, F2 and F_{OUT} are not fixed for higher output frequencies. See the Digital-to-Frequency Converter (DTF) section for an explanation. Specifications subject to change without notice.

ABSOL	.UTE	MAXIMUM	RATINGS*
-------	------	----------------	-----------------

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V _{DD} to AGND0.3 V to +7 V
V_{DD} to DGND0.3 V to +7 V
Analog Input Voltage to AGND
V_{1+} , V_{1-} , V_{2+} and V_{2-} 6 V to +6 V
Reference Input Voltage to AGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Digital Input Voltage to DGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Digital Output Voltage to DGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Operating T emperature Range
Commercial (A Version)40°C to +85°C
Storage T emperature Range65°C to +150°C
Junction T emperature+150°C

2	20-Lead SOIC Package, Power Dissipation	450 mW
	θ_{JA} Thermal Impedance	74°C/W
	L ead T emperature, Soldering	
	Vapor Phase (60 sec)	+215°C
	Infrared (15 sec)	+220°C
2	20-Lead Plastic DIP, Power Dissipation	450 mW
	θ _{IA} Thermal Impedance	102°C/W
	Lead Temperature, Soldering	
	Vapor Phase (60 sec)	+215°C
	Infrared (15 sec)	+220°C

^{*}Stresses above those listed under Absolute M aximum R atings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Options
AD 7750AN	-40°C to +85°C	20-L ead Plastic DIP	N-20
AD 7750AR	-40°C to +85°C	20-L ead Wide Body SOIC	R-20

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7750 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -3-

¹See plots in T ypical Performance Graphs.

²External current amplification/drive should be used if higher current source and sink capabilities are required, e.g., bipolar transistor.

All specifications subject to change without notice.

¹Sample tested during initial release and after any redesign or process change that may affect this parameter.


²See Figure 18.

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Descriptions
1	V _{DD}	Power Supply Pin, 5 V nominal ± 5% for specifications.
2	G1	Gain Select, Digital Input. This input selects the gain for the Channel 1 differential input. When G1 is low, the gain is 1 and when G1 is high, the gain is 16. See Analog Inputs section.
3, 4	$V_{1(+)}, V_{1(-)}$	C hannel 1 Differential Inputs. See the Analog Inputs section for an explanation of the maximum input signal ranges. C hannel 1 has selectable gains of 1 and 16. The absolute maximum rating is ± 6 V for each pin. The recommended clamp voltage for external protection circuitry is ± 5 V.
5	AGND	The Analog Ground reference level for Channels 1 and 2 differential input voltages. Absolute voltage range relative to DGND pin is -20 mV to +20 mV. The Analog Ground of the PCB should be connected to digital ground by connecting the AGND pin and DGND pin together at the DGND pin.
6, 7	V ₂₍₊₎ , V ₂₍₋₎	C hannel 2 Differential Inputs. See the Analog Inputs section for an explanation of the maximum input signal ranges. C hannel 2 has a fixed gain of 2. The absolute maximum rating is ± 6 V for each pin. The recommended clamp voltage for external protection circuitry is ± 5 V.
8	REFOUT	Internal Reference Output. The AD7750 can use either its own internal 2.5 V reference or an external reference. For operation with the internal reference this pin should be connected to the REFIN pin.
9	REFIN	Reference Input. The AD 7750 can use either its own internal 2.5 V reference or an external reference. For operation with an external reference, a 2.5 V \pm 8%, reference should be applied at this pin. For operation with an internal reference, the REFOUT pin should be connected to this input. For both internal or external reference connections, an input filtering capacitor should be connected between the REFIN pin and Analog Ground.
10	DGND	The Ground and Substrate Supply Pin, 0 V. This is the reference ground for the digital inputs and outputs. These pins should have their own ground return on the PCB, which is joined to the Analog Ground reference at one point, i.e., the DGND pin.
11	FS	Frequency Select, Digital Input. This input, along with S1 and S2, selects the operating mode of the AD 7750—see T able I.
13, 12	S1, S2	M ode Selection, Digital Inputs. T hese pins, along with FS, select the operating mode of the AD 7750—see T able I.
14	ACDC	High-Pass Filter Control Digital Input. When this pin is high, the high-pass filter is switched into the signal path of Channel 1. When this pin is low, the high-pass filter is removed. Note when the filter is off there is a fixed time delay between channels; this is explained in the Functional Description section.
15	CLKIN	An external clock can be provided at this pin. Alternatively, a crystal can be connected across CLKIN and CLKOUT for the clock source. The clock frequency is 3.58 M H z for specified operation.
16	CLKOUT	When using a crystal, it must be connected across CLKIN and CLKOUT. The CLKOUT can drive only one CMOS load when CLKIN is driven externally.
17	REVP	Reverse Polarity, Digital Output. This output becomes active high when the polarity of the signal on C hannel 1 is reversed. This output is reset to zero at power-up. This output becomes active only when there is a pulse output on F1 or F2. See Reverse Polarity Indicator section.
18	F _{OUT}	High-Speed Frequency Output. This is also a fixed-width pulse stream that is synchronized to the AD7750 CLKIN. The frequency is proportional to the product of Channel 1 and Channel 2 or the signal on either channel, depending on the operating mode—see T able I. The output format is an active high pulse approximately 90 ms wide—see Digital-to-Frequency Conversion section.
20, 19	F1, F2	Frequency Outputs. F1 and F2 provide fixed-width pulse streams that are synchronized to the AD 7750 CLKIN. The frequency is proportional to the product of Channel 1 and Channel 2—see Table I. The output format is an active low pulse approximately 275 ms wide—see Digital-to-Frequency Conversion section.

-4- REV. 0

PIN CONFIGURATION SOIC and DIP



Typical Performance Characteristics




Figure 1. PSR as a Function of $V_{\rm DD}$ 50 Hz Ripple




Figure 2. Phase Error as a Function of Line Frequency




Figure 3. PSR as a Function of V_{DD} 50 Hz Ripple

REV. 0 -5-




Figure 4. Error as a Percentage (%) of Reading Over a Dynamic Range of 1000, Gain =1




Figure 5. Error as a Percentage (%) of Reading Over a Dynamic Range of 1000, Gain = 16




Figure 6. Measurement Error vs. Input Signal Level and Varying V_{DD} with Channel 1, Gain = 1




Figure 7. Measurement Error vs. Input Signal Level and Varying $V_{\rm DD}$ with Channel 1, Gain = 16

-6- REV. 0

ANALOG INPUTS

The analog inputs of the AD 7750 are high impedance bipolar voltage inputs. The four voltage inputs make up two truly differential voltage input channels called V₁ and V₂. As with any ADC, an antialiasing filter or low-pass filter is required on the analog input. The AD 7750 is designed with a unique switched capacitor architecture that allows a bipolar analog input with a single 5 V power supply. The four analog inputs $(V_{1+}, V_{1-}, V_{2+}, V_{2-})$ each have a voltage range from -1.0 V to +1.0 V. This is an absolute voltage range and is relative to the ground (AGND) pin. This ground is nominally at a potential of 0 V relative to the board level ground. Figure 8 shows a very simplified diagram of the analog input structure. When the analog input voltage is sampled, the switch is closed and a very small sampling capacitor is charged up to the input voltage. The resistor in the diagram can be thought of as a lumped component made up of the on resistance of various switches.




Figure 8. Equivalent Analog Input Circuit

Analog Inputs Protection Circuitry

The analog input section also has protection circuitry. Since the power supply rails are 0 V to 5 V, the analog inputs can no longer be clamped to the supply rails by diodes. Thus, the internal protection circuitry monitors the current paths during a fault condition and protects the device from continuous overvoltage, continuous undervoltage and ESD events. The maximum overvoltage the AD 7750 analog inputs can withstand without causing irreversible damage is ± 6 V relative to AGND pin.

In the case of continuous overvoltage and undervoltage the series resistance of the antialiasing filter can be used to limit input current. The total input current in the case of a fault should be limited to $10\ \text{mA}$.

For normal operation of the AD 7750 there are two further restrictions on the signal levels presented to the analog inputs.

- 1. The voltage on any input relative to the AGND pin must not exceed ± 1 V.
- 2. The differential voltage presented to the ADC (Analog M odulator) must not exceed ± 2 V.

In Figure 12, Channel 1 has a peak voltage on V_{1+} and V_{1-} of ± 1 V. These signals are not gained (G1 = 0) and so the differential signal presented to the modulator is ± 2 V. However, Channel 2 has an associated gain of two and so care must be taken to ensure the modulator input does not exceed ± 2 V. Therefore, the maximum signal voltage that can appear on V_{2+} and V_{2-} is ± 0.5 V.

The difference between single-ended and complementary differential input schemes is shown in the diagram below, Figure 9. For a single-ended input scheme the V– input is held at the same potential as the AGND Pin. The maximum voltages can then be applied to the V+ input are shown in Figures 10 and 11. An example of this input scheme uses a shunt resistor to convert the line current to a voltage that is then applied to the V_{1+} input of the AD 7750.

An example of the complementary differential input scheme uses a current transformer to convert the line current to a voltage that is then applied to V_{1+} and V_{1-} . With this scheme the voltage on the V+ input is always equal to, but of opposite polarity to the voltage on V-. The maximum voltage that can be applied to the inputs of the AD 7750 using this scheme is shown in Figures 12 and 13.

N ote that the common mode of the analog inputs must be driven. The output terminals of the CT are, therefore, referenced to ground.




Figure 9. Examples of Complementary and Single-Ended Input Schemes

REV. 0 -7-




Figure 10. Maximum Input Signals with Respect to AGND for a Single-Ended Input Scheme, G1 = 0




Figure 11. Maximum Input Signals with Respect to AGND for a Single-Ended Input Scheme, G1 = 1




Figure 12. Maximum Input Signals for a Complementary Input Scheme, G1 = 0




Figure 13. Maximum Input Signals for a Complementary Input Scheme, G1 = 1

-8-

DETERMINING THE OUTPUT FREQUENCIES OF THE AD 7750

 $F_{OUT},\,F\,1$ and $F\,2$ are the frequency outputs of the AD 7750. The output frequencies of the AD 7750 are a multiple of a binary fraction of the master clock frequency CLKIN. This binary fraction of the master clock is referred to as $F_{M\,AX}$ in this data

sheet. F_{MAX} can have one of two values, F_{MAX1} and F_{MAX2} , depending on which mode of operation the AD 7750 is in. The operating modes of the AD 7750 are selected by the logic inputs FS, S2 and S1. The table below outlines the F_{MAX} frequencies and the transfer functions for the various operating modes of the AD 7750.

Table I. Operating Mode

Mode	FS	S2	S1	Mode Description	F1, F2 ¹ (Hz)	F _{OUT} ¹ (Hz)	F _{MAX}	
0	0	0	0	Power M easurement M ode. Four Quandrant M ultiplication (Sign and M agnitude Output).	F _{MAX1} ± k.F _{MAX1}	16.[F _{MAX1} ± k.F _{MAX1}]	$F_{MAX1} = CLKIN/2^{19}$ $F_{MAX1} = 6.8 Hz$	
1	0	0	1	Power M easurement M ode. Two Quandrant M ultiplication (M agnitude Only).	$F_{MAX1} = CLKIN/2^{19}$ $F_{MAX1} = 6.8 Hz$			
2	0	1	0	Power M easurement M ode. Two Quandrant Multiplication (Magnitude Only).	0 to k.F _{MAX1}	16.[0 to k.F _{MAX1}]	$F_{MAX1} = CLKIN/2^{19}$ $F_{MAX1} = 6.8 Hz$	
3 ²	0	1	1	V_1 C hannel M onitor M ode on F_{OUT} . Power M easurement M ode on F_1 , F_2 (Sign and M agnitude Output).	V_1 C hannel M onitor M ode on F_{OUT} . $F_{MAX1} \pm k.F_{MAX1}$ 32. $[F_{MAX1} \pm k^2.F_{MAX1}]$ Power M easurement M ode on F1,			
4	1	0	0	Power M easurement M ode. Four Quandrant M ultiplication (Sign and M agnitude Output). $ F = \frac{16 \cdot [F_{MAX2} \pm k.F_{MAX2}]}{16 \cdot [F_{MAX2} \pm k.F_{MAX2}]} $		$F_{MAX2} = CLKIN/2^{18}$ $F_{MAX2} = 13.6 Hz$		
5	1	0	1	Power M easurement M ode. T wo Quandrant M ultiplication (M agnitude Only).	Power M easurement M ode. Two Quandrant M ultiplication 0 to k.F _{MAX2} 16.[0 to k.F _{MAX2}]		$F_{MAX2} = CLKIN/2^{18}$ $F_{MAX2} = 13.6 Hz$	
6	1	1	0	Power M easurement M ode. T wo Quandrant M ultiplication (M agnitude Only).	0 to k.F _{MAX2}	32.[0 to k.F _{MAX2}]	$F_{MAX2} = CLKIN/2^{18}$ $F_{MAX2} = 13.6 Hz$	
7 ²	1	1	1	V_2 C hannel M onitor M ode on F_{OUT} . Power M easurement M ode on F1, F2 (Sign and M agnitude Output).	F _{MAX2} ± k.F _{MAX2}	$16.[F_{MAX2} \pm k^2.F_{MAX2}]$	$F_{MAX2} = CLKIN/2^{18}$ $F_{MAX2} = 13.6 Hz$	

NOTES

Mode Description (Table I)

The section of Table I labeled M ode Description summarizes the functional modes of the AD7750. The AD7750 has two basic modes of operation, i.e., four and two quadrant multiplication. The diagram in Figure 14 is a graphical representation of the transfer functions for two and four quadrant multiplication.

Four Quadrant Multiplication (Modes 0, 3, 4 and 7)

When the AD 7750 is operating in its four quadrant multiplication mode the output pulse frequency on F1, F2 and $F_{\rm OUT}$ contains both sign and magnitude information. The magnitude information is indicated by the output frequency variation (k.F $_{\rm MAX}$) from a center frequency (F $_{\rm MAX}$). The sign information is indicated by the sign of the frequency variation around F $_{\rm MAX}$. For example if the output frequency is equal to F $_{\rm MAX}$ – k.F $_{\rm MAX}$ then the magnitude of the product is given by k.F $_{\rm MAX}$ and it has a negative sign.

Two Quadrant Multiplication (Modes 1, 2, 5 and 6)

When operating in this mode the output pulse frequency only contains magnitude information. Again as in the case of four

quadrant multiplication the magnitude information is included in the output frequency variation (k.F $_{\text{MAX}}$). However, in this mode the zero power frequency is 0 Hz, so the output frequency variation is from 0 Hz to (k.F $_{\text{MAX}}$) Hz. Also note that a no-load threshold and the reverse polarity indicator are implemented in these modes see N o L oad T hreshold and R everse Polarity Indicator sections. These modes are the most suitable for a C lass 1 meter implementation.

Channel Monitor Modes (Modes 3 and 7)

In this mode of operation the F_{OUT} pulse frequency does not give product information. When FS=0, the F_{OUT} output frequency gives sign and magnitude information about the voltage on Channel 1. When FS=1 the F_{OUT} output frequency gives sign and magnitude information about the voltage on Channel 2.

N ote the F1, F2 pulse outputs still continue to give power information.

¹The variable k is proportional to the product of the rms differential input voltages on Channel 1 and Channel 2 (V₁ and V₂).

 $k = (1.32 \times V_1 \times V_2 \times Gain)/V_{REF}^2$

²Applies to F_{OUT} only. The variable k is proportional to the instantaneous differential input voltage on Channel 1 (FS = 0, S1 = 1, S0 = 1) or the instantaneous differential voltage on Channel 2 (FS = 1, S1 = 1, S0 = 1), i.e., Channel M onitor M ode.

 $k = (0.81 \times V)/V_{REF}$

 $V = V_1 \times G$ ain or

 $V = V_2 \times 2$

NOTE: \hat{V}_1 and \hat{V}_2 here refer to the instantaneous differential voltage on Channel 1 or Channel 2, not the rms value.




Figure 14. Transfer Functions (Four and Two Quadrant Multiplication)

Maximum Output Frequencies

T able II shows the maximum output frequencies of F_{OUT} and F1, F2 for the various operating modes of the AD 7750. The table shows the maximum output frequencies for dc and ac input signals on V_1 and V_2 . When an ac signal (sinusoidal) is applied to V₁ and V₂ the AD 7750 produces an output frequency which is proportional to the product of the rms value of these inputs. If two ac signals with peak differential values of V_{1MAX} and V_{2MAX} are applied to Channels 1 and 2, respectively, then the output frequency is proportional to $V_{1MAX}/sqrt(2) \times V_{2MAX}/$ $sqrt(2) = (V_{1MAX} \times V_{2MAX})/2$. If V_{1MAX} and V_{2MAX} are also the maximum dc input voltages then the maximum output frequencies for ac signals will always be half that of dc input signals. Example calculation of F1, F2 max for M ode 2 and G ain = 1. The maximum input voltage (dc) on Channel 1 is 2 V (V_{1+} = +1 V, $V_{1-} = -1$ V)—see Analog Inputs section. The maximum input voltage on Channel 2 is 1 V. Using the transfer function:

$$k = (1.32 \times V_1 \times V_2 \times Gain)/V_{REF}^2$$

 $k = 0.4224$
F1. F2 = k.6.8 Hz = 2.9 Hz

FUNCTIONAL DESCRIPTION

The AD7750 combines two analog-to-digital converters, a digital multiplier, digital filters and a digital-to-frequency (DTF) converter onto one low cost integrated circuit. The AD7750 is fabricated on a double poly CMOS process (0.6 μ) and retains its high accuracy by performing all multiplications and manipulations in the digital domain. The schematic in Figure 15 shows an equivalent circuit for the AD7750 signal processing chain. The first thing to notice is that the analog signals are first converted to digital signals by the two second-order sigma-delta modulators. All subsequent signal processing is carried out in the digital domain. The main source of errors in an application is therefore in the analog-to-digital conversion process. For this

reason great care must be taken when interfacing the analog inputs of the AD 7750 to the transducer. This is discussed in the Applications section.

HPF in Channel 1

To remove any dc offset that may be present at the output modulator 1, a user selectable high-pass IIR filter (Pin ACDC) can be introduced into the signal path. This HPF is necessary when carrying out power measurements. However, this HPF has an associated phase lead given by 90° -tan⁻¹(f/2.25). Figure 16 shows the transfer function of the HPF in Channel 1. The Phase lead is 2.58° at 50 Hz. In order to equalize the phase difference between the two channels a fixed time delay is introduced. The time delay is set at 143 µs, which is equivalent to a phase lag of -2.58° at 50 Hz. Thus the cumulative phase shift through Channel 1 is 0°.

Because the time delay is fixed, external phase compensation circuitry will be required if the line frequency differs from 50 Hz. For example with a line frequency of 60 Hz the phase lead due to the HPF is 2.148° and the phase lag due to the fixed time delay is 3.1°. This means there is a net phase lag in C hannel 1 of 0.952°. This phase lag in C hannel 1 can be compensated for by using a phase lag compensation circuit like the one shown in Figure 17. The phase lag compensation is placed on C hannel 2 (voltage channel) to equalize the channels. The antialiasing filter associated with C hannel 1 (see A pplications section) produces a phase lag of 0.6° at 50 Hz; therefore, to equalize the channels, a net phase lag of $(0.6^{\circ} + 0.952^{\circ})$ 1.552° should be in place on C hannel 2. The gain trim resistor VR1 (100Ω) produces a phase lag variation of 1.4° to 1.5° with VR2 = 0Ω . VR2 can add an additional 0.1° phase lag (VR2 = 200Ω).

-10- REV. 0

Mode	FS	S2	S1	F1, F2 (Hz) (DC)	F _{OUT} (Hz) (DC)	F1, F2 (Hz) (AC)	F _{OUT} (Hz) (AC)
0	0	0	0	6.8 ± 2.9	109 ± 46	6.8 ± 1.45	109 ± 23
1	0	0	1	0 to 2.9	0 to 23	0 to 1.45	0 to 11.5
2	0	1	0	0 to 2.9	0 to 46	0 to 1.45	0 to 23
3	0	1	1	6.8 ± 2.9	218 ± 142	6.8 ± 1.45	218 ± 142
4	1	0	0	13.6 ± 5.8	218 ± 92	13.6 ± 2.9	218 ± 46
5	1	0	1	0 to 5.8	0 to 92	0 to 2.9	0 to 46
6	1	1	0	0 to 5.8	0 to 184	0 to 2.9	0 to 92
7	1	1	1	13.6 ± 5.8	218 ± 142	13.6 ± 2.9	218 ± 142




Figure 15. Equivalent AD7750 Signal Processing Chain




Figure 16. HPF in Channel 1




Figure 17. Phase Lag Compensation on Channel 1 for 60 Hz Line Frequency

Digital-to-Frequency Converter (DTF)

After they have been filtered, the outputs of the two sigma-delta modulators are fed into a digital multiplier. The output of the multiplier is then low-pass filtered to obtain the real power information. The output of the LPF enters a digital-to-frequency converter whose output frequency is now proportional to the real power. The DTF offers a range of output frequencies to suit most power measurement applications. There is also a high frequency output called ${\sf F}_{\sf OUT}$, which can be used for calibration purposes. The output frequencies are determined by the logic inputs FS, S2 and S1. This is explained in the section of this data sheet called D etermining the Output F requencies of the AD 7750.

Figure 18 shows the waveforms of the various frequency outputs. The outputs F1 and F2 are the low frequency outputs that can be used to directly drive a stepper motor or electromechanical pulse counter. The F1 and F2 outputs provide two alternating low going pulses. The pulsewidth is set at 275 ms and the time between the falling edges of F1 and F2 is approximately half the period of F1. If, however, the period of F1 and F2 falls below 550 ms (1.81 Hz) the pulsewidth of F1 and F2 is set to half the period. For example in M ode 3, where F1 and F2 vary around 6.8 Hz, the pulsewidth would vary from 1/2.(6.8+1.45) seconds to 1/2.(6.8-1.45) seconds—see Table II.

REV. 0 -11-

The high frequency F_{OUT} output is intended to be used for communications (via IR LED) and calibration purposes. F_{OUT} produces a 90 ms wide pulse at a frequency that is proportional to the product of C hannel 1 and C hannel 2 or the instantaneous voltage on C hannel 1 or C hannel 2. The output frequencies are given in Table I in the D etermining the Output Frequencies of the AD 7750 section of this data sheet. As in the case of F1 and F2, if the period of F_{OUT} falls below 180 ms, the F_{OUT} pulsewidth is set to half the period. For example, if the F_{OUT} frequency is 20 Hz, the F_{OUT} pulsewidth is 25 ms.




Figure 18. Timing Diagram for Frequency Outputs

VOLTAGE REFERENCE

The AD 7750 has an on-chip temperature compensated bandgap voltage reference of 2.5 V with a tolerance of ± 250 mV. The temperature drift for the reference is specified at 50 ppm/°C. It should be noted that this reference variation will cause a frequency output variation from device to device for a given set of input signals. This should not be a problem in most applications since it is a straight gain error that can easily be removed at the calibration stage.

REVERSE POLARITY INDICATOR

When the AD 7750 is operated in a M agnitude Only mode of operation (i.e., M odes 1, 2, 5 and 6), and the polarity of the power changes, the logic output REVP will go high. However, the REVP pin is only activated when the there is pulse output on F1 or F2. Therefore, if the power being measured is low, it may be some time before the REVP pin goes logic high even though the polarity of the power is reversed. Once activated the REVP output will remain high until the AD 7750 is powered down.

APPLICATIONS INFORMATION Designing a Single Phase Class 1 Energy Meter (IEC 1036)

The AD 7750 Product-to-Frequency Converter is designed for use in a wide range of power metering applications. In a typical power meter two parameters are measured (i.e., line voltage and current) and their product obtained. The real power is then obtained by low-pass filtering this product result. The line voltage can be measured through a resistor divider or voltage transformer, and the current can be sensed and converted to a voltage through a shunt resistor, current transformer or hall effect device.

The design methodology used in the following example is to use the upper end of the current channel dynamic range, i.e., Channel 1 of the AD 7750. The assumption here is that the signal on the voltage channel will remain relatively constant while the signal on the current channel will vary with load. Using the upper end of the dynamic range of Channel 1 will improve the

meter accuracy with small load currents. Hence an error of less than 1% from 4% Ib to 400% Ib will be easier to achieve.

We will assume the design of a Class 1 meter. The specification (IEC 1036) requires that the meter have an error of no greater than 1% over the range 4% Ib to 400% Ib (I $_{\rm MAX}$), where Ib is the basic current¹. In addition, we will design a meter that accommodates signals with a crest factor of 2. The crest factor is the ratio of V $_{\rm PEAK}$ /V rms. A pure sinusoidal waveform has a crest of sqrt(2) = 1.414 and an undistorted triangular waveform has a crest factor of sqrt(3) = 1.73. U sing a gain of 1 on C hannel 1 the maximum differential signal which can be applied to C hannel 1 is ± 2 V — See Analog Input Ranges section. With a crest factor of 2 the maximum rms signal on C hannel 1 is, therefore, 1 V rms (equivalent to $I_{\rm MAX}$). The smallest signal (4% Ib) appearing on C hannel 1 is therefore 10 mV rms.

 L oad Current
 Channel 1

 4% Ib
 10 mV rms

 Ib
 250 mV rms

 400 Ib
 1 V rms




Figure 19. Use the Upper End of the Dynamic Range of Channel 1 (Current)

Calculations for a 100 PPKWHR Meter

The AD7750 offers a range of maximum output frequencies—see Table I and Table II. In the Magnitude Only modes of operation the two maximum output frequencies are 1.45 Hz and 2.9 Hz. The signal on the voltage channel (Channel 2) is scaled to achieve the correct output pulse frequency for a given load (e.g., 100 PPKWHR). The relationship between the input signals and the output frequency is given by the equation:

$$F\,req = k \times F_{\,M\,A\,X}$$
 where k = (1.32 \times V $_1 \times$ V $_2 \times$ G ain)/V $_{REF}{}^2$

 $F_{MAX}=6.8~Hz$ or 13.6 Hz depending on the mode—see T able I, G ain is the gain of C hannel 1, V $_1$ and V $_2$ are the differential voltages on C hannels 1 and 2 and V $_{REF}$ is the reference voltage (2.5 V $\pm~8\%$).

To design a 100 PPKWHR meter with Ib = 15 A rms and a line voltage of 220 V rms the output pulse frequency with a load current of Ib is $0.0916 \, \text{Hz}$ (See Calculation 1 below).

Therefore, 0.0916 Hz = $k \times 6.8$ Hz (M ode 2) or k = 0.01347.

With a load current of Ib the signal on C hannel 1 (V_1) is equal to 0.25 V rms (remember 400% Ib = 1 V rms) and, therefore, the signal on C hannel 2 (V_2) is equal to 0.255 V rms (See C alculation 2). T his means that the nominal line voltage (220 V rms) needs to be attenuated by approximately 860, i.e., 220/0.255.

-12-

¹See IEC 1036 2nd Edition 1996-09 Section 3.5.1.1.

For 100 PPK WHR V_2 is equal to 0.255 V rms or the line voltage attenuated by a factor of 860.

Calculation 1

100 PPK WHR = 0.02777 Hz/kW.

Ib of 15 A rms and line voltage of 220 V = 3.3 k Ω . Hence, the output frequency is given by 3.3 × 0.02777 Hz = 0.0916 Hz.

Calculation 2

 $k = (1.32 \times V_1 \times V_2 \times G \text{ ain}) / V_{REF}^2.$ $0.01347 = (1.32 \times 0.25 \times V_2 \times 1) / 6.25.$ $V_2 = 0.255.$

Figure 21 below shows how the design equations from the previous page are implemented.

Measuring the Load Current

The load current is converted to a voltage signal for C hannel 1 using a CT (C urrent T ransformer). A 15 A rms load should produce a 250 mV rms signal on C hannel 1. A CT with a turns ratio of 120 and a shunt resistor of 2 Ω . will carry out the necessary current to voltage conversion. The CT and its shunt resistance should be placed as close as possible to the AD 7750. This will improve the accuracy of the meter at very small load currents. At small load currents the voltage levels on C hannel 1 are in the order of 10 mV and the meter is more prone to error due to stray signal "pick up." When measuring power the H PF in the current channel must be switched on. This is done by connecting the ACDC pin to $\ensuremath{V_{\rm DD}}$.

N OTE: The voltage signals on V $_{1+}$ and V $_{1-}$ must be referenced to ground. This can be achieved as shown in Figure 21 below, i.e., by referencing 1/2 R $_{\text{CT}}$ to ground or by connecting a centertap on the CT secondary to ground.

Measuring the Line Voltage

When the AD 7750 is biased around the live wire as shown in Figure 21, the task of measuring the line voltage is greatly simplified. A resistor divider attenuates the line voltage and provides a single-ended input for C hannel 2. The component values of the divider are chosen to give the correct rating (e.g., 100 PPK WHR) for the meter. See the design equations on the previous page. For this design an attenuation ratio of 860:1 is required.

Antialiasing Components Channels 1 and 2

The AD 7750 is basically two ADCs and a digital multiplier. As with any ADC, a LPF (Low-Pass Filter) should be used on the analog inputs to avoid out of band signal being aliased into the band of interest. In the case of a Class 1 meter the band of interest lies in the range 48 Hz to 1 kHz approximately. The components R3, R4, R6, R7, C5, C6, C9 and C10 make up the LPFs on each of the four analog inputs. Note that although Channel 2 is used single ended a LPF is still required on V_2 .

Power Supply Circuit

The AD7750 operates from a single power supply of 5 V \pm 5% but still accommodates input signals in the range \pm 1 V. Because the AD7750 doesn't require dual supplies the number of external components for the power supply is reduced. One of the most important design goals for the power supply is to ensure that the ripple on the output is as low as possible. Every analog or mixed signal IC is to a greater or lesser extent susceptible to power supply variations. Power supply variations or ripple, if large enough, may affect the accuracy of the device when measuring small signals. The plot in Figure 20 shows the ripple associated with the circuit in Figure 21. The ripple is in the region of 10 mV peak to peak.





Figure 20. Power Supply Ripple



*BIASING AROUND THE LIVE WIRE PATENTED BY SCHLUMBERGER.

Figure 21. Suggested Class 1 Meter Implementation

Registering the Power Output

The low frequency pulse outputs (F1 and F2) of the AD 7750 provide the frequency output from the product-to-frequency conversion. These outputs can be used to drive a stepper motor or impulse counter.

A high frequency output is available at the pin F_{OUT} . This high frequency output is used for calibration purposes. In M ode 2 the output frequency is $16 \times F1(2)$. With a load current of Ib the frequency at F_{OUT} will be 1.4656 Hz (0.0916 Hz \times 16 from calculations). If a higher frequency output is required, the FS pin can be set to V_{DD} 5 V for calibration. In this case the output frequency is equal to $64 \times F1$ or 5.8624 Hz at Ib—see T able I.

NO LOAD THRESHOLD OF THE AD7750

The AD7750 will detect when the power drops below a certain level. When the power (current) drops below a predefined threshold the AD 7750 will cease to generate an output drive for the stepper motor (F1, F2). This feature of the AD7750 is intended to reproduce the behavior of Ferraris meters. A Ferraris meter will have friction associated with the wheel rotation, therefore the wheel will not rotate below a certain power level. The no load threshold is only implemented in the Magnitude Only modes (Modes 1, 2, 5 and 6—see Table I). The IEC 1036 specification includes a test for this effect by requiring no output pulses during some predetermined time period. This time period is calculated as:

time period = 60,000/pulses-per-minute

If a meter is calibrated to 100 PPK WHR with a F_{OUT} running 16 times faster than F1 and F2, this time period is 37.5 minutes (60,000/1,600). The IEC 1036 specifications state that the no load threshold must be less than the start up current level. This is specified as 0.4% of Ib.

The threshold level for a given design can be easily calculated given that the minimum output frequency of the AD 7750 is 0.00048% of the maximum output frequency for a full-scale differential dc input. For example if FS = 0, the maximum output frequency for a full-scale dc input is 2.9 Hz (see T able II) and the minimum output frequency is, therefore, 1.39×10^{-5} Hz.

Calculating the Threshold Power (Current)

The meter used in this example is calibrated to 100 PPKWHR, has an Ib (basic current) of 15 A rms, the line voltage is 220 V rms and the turns ratio of the CT on Channel 1 is 120:1 with an 2 Ω shunt resistor.

The nominal voltage on C hannel 2 of the AD 7750 is 255 mV rms. An F_{MAX} of 6.8 Hz is selected by setting FS = 0. A M agnitude O nly M ode (M ode 2) is selected to enable the no load threshold. The gain on C hannel 1 is set to 1. The threshold power or current can be found by using the transfer function in T able I.

F1, F2 =
$$(1.32 \times V_1 \times V_2 \times Gain \times F_{MAX})/V_{REF}^2$$

From the transfer function V_1 is calculated as 37.95 μV rms—see C alculation 3.

T his is equivalent to a line current of:

$$(37.95 \,\mu\text{V}/2 \,\Omega) \times 120 = 2.27 \,\text{mA} \,\text{rms} \,\text{or} \, 0.5 \,\text{W}$$

or

 $(2.27 \text{ mA}/15 \text{ A}) \times 100\% = 0.015\% \text{ of Ib}.$

NOTE: The no load threshold as a percentage of Ib will be different for each value of Ib since the no load in watts is fixed:

FS = 0, the no load threshold is (F_{MAX} = 6.8 Hz) 0.5 W atts for a 100 PPK WHR meter 5 W atts for a 10 PPK WHR meter

FS = 1, the no load threshold is (F_{MAX} = 13.6 Hz) 1 W att for a 100 PPK WHR meter 10 W atts for a 10 PPK WHR meter

Calculation 3

 $F_{MIN} = 1.32 \times V_1 \times V_2 \times G \text{ ain} \times 6.8 \text{ Hz}) V_{REF}^2$ $1.39 \times 10-5 \text{ Hz} = V_1 \times 0.2555 \times 1 \times 6.8)/6.25$ $V_1 = 37.95 \,\mu\text{V}$

EXTERNAL LEAD/LAG COMPENSATION

External phase compensation is often required in a power meter design to eliminate the phase errors introduced by transducers and external components. The design restriction on any external compensating network is that the network must have an overall low-pass response with a 3 dB point located somewhere between 5 kHz and 6 kHz. The corner frequency of this LPF(s) is much higher than the band of interest. The reason for this is to minimize its effect on phase variation at 50 Hz due to component tolerances.

With the antialiasing filters on all channels having the same corner (-3 dB) frequency, the main contribution to phase error will be due to the CT. A phase lead in a channel is compensated by lowering the corner frequency of the antialiasing filter to increase its associated lag and therefore cancel the lead. A phase lag in a channel should be compensated by introducing extra lag in the other channel. This can be done as previously described, i.e., moving the corner frequency of the antialiasing filters. The result in this case is that the signal on both channels has the same amount of phase lag and is therefore in phase at the analog inputs to the AD 7750. The recommended RC values for the antialiasing filters on the voltage and current channels (see Antialiasing Components Channels 1 and 2) are $R = 1 k\Omega$, C = 33 nF and $R = 100 \Omega$, C = 330 nF respectively. These values produce a phase lag of 0.6° through the filters. Varying R in the antialiasing network from 80 Ω to 100 Ω or 800 Ω to 1 k Ω produces a phase variation from 0.475° to 0.6° at 50 Hz. This allows the user to vary the lag by 0.125°.

Table III. Components for Suggested Class 1 Meter Implementation in Figure 21.


Schematic Designator	Description	Comments
R1	470 Ω, 5%, 1 W	
R2	1 kΩ, 5%, 1/2 W	
R3, R4, R7	100 Ω, 10%, 1/2 W 1 kΩ, 10%, 1/2 W	These registers are required to form part of the antialiasing filtering on the analog inputs; they do not perform a voltage-to-current conversion.
R5	1 M Ω, 5%, 2 W	The choice of R5 determines the attenuation on the voltage channels and hence the meter rating, e.g., 100 PPKWHR.
R6	1.1 kΩ, 5%, 1/2 W	Forms part of the Gain Calibration network with R5 and VR1.
R8, R9	500 Ω, 10%, 1/2 W	
VR1	100 Ω, 10/15 T urn	This potentiometer is used to perform the Gain Calibration of the meter. Attenuation of 830 to 900—see Applications section.
C1	470 nF , 250 V ac	
C2	100 μF , 24 V dc	
C3, C4	33 pF	
C5, C6,	330 nF	Forms part of the antialiasing filters on the analog inputs.
C9, C10	33 nF	
C7, C11	10 μF , 10 V	
C8, C12	10 nF	
Z1	1N 750	
D1, D2	1N 4007	
D3	LED	
D4, D5	IR LEDS	
XTAL	3.579545 M H z	
MOV	V 250P A 40A	M etal Oxide Varistor-Harris Semiconductor.

REV. 0 -15-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20-Lead Plastic DIP (N-20)



20-Lead Wide Body SOIC (R-20)

